Investigating Split Locks on x86-64

I am shocked to hear that any CPU at all supports unaligned atomic operations, let alone unaligned atomic operations that cross cache line boundaries. The fact that these ops can take multiple entire microseconds on some CPUs is pretty understandable.