Improvements to RISC-V vector code generation in LLVM